On-chip communication synthesis: A multi-objective genetic algorithm approach

On-chip communication paradigm (Network on Chip (NoC)) is a new paradigm for design core based System on Chip(SoC). It is expected to provide higher computation power due to its higher clock frequencies and parallel execution of processes. This paper addresses the problem of topological mapping of intellectual properties (IPs) on the tile of a mesh-based NoC. As the stated problem is NP-hard in nature, we propose a heuristic technique based on multi-objective genetic algorithm to obtain an optimal approximation of the pereto-optimal front. The evaluation performed on three randomly generated benchmarks and a real application (a M-JPEG encoder) to conform the efficiency, accuracy and scalability of the proposed approach. Our proposed approach saves up to 15% – 20% of energy and more than 15% of bandwidth requirement compared with the existing approaches.