Low Power Design Techniques in VLSI System Design Through Clock Network Optimization

Power reduction is of significant importance in VLSI designs. As VLSI technology goes further in nanometer technology, as speed increases powerbecomes an important parameter. There are various design techniques which can be used to reduce power. Optimization in synthesis and physical design stages can give significant power reduction. In this paper, power reduction through optimization of clock network indigital circuits is discussed.