International Journal of Managment, IT and Engineering
  • Year: 2012
  • Volume: 2
  • Issue: 3

Vlsi design of low power high speed domino logic

  • Author:
  • Rakhi R. Agrawal, S. A. Ladhake
  • Total Page Count: 7
  • Page Number: 324 to 330

*Electronics and Telecommunication, Sipna's college of Engineering and Technology, Amravati, India

**Principal, Sipna's college of Engineering and Technology, Amravati, India

Online published on 26 June, 2013.

Abstract

Simple to implement, low cost designs in CMOS Domino logic are presented. These designs require less transistors and are full Domino logic compatible while they attain better performance compared to the standard Domino logic implementations. Wide fan-in logic such as domino circuits is used in high-performance applications. Dynamic domino logic circuits are widely used in modern digital VLSI circuits. The novel feature of dynamic circuits is often favoured in high performance designs because of the speed advantage offered over static CMOS logic circuits. This paper compares static CMOS, domino (dynamic) logic design implementations.

Keywords

CMOS, Domino Logic (Dynamic), Power Dissipation, Low Power, High Speed