Implementation of LSB Based Steganography Algorithms in FPGA

Data hiding is one of the crucial techniques in network security. The word Steganography denotes hiding a confidential message (like audio, image, text, video) in a host signal (like Image, video) such that an onlooker cannot detect the existing content. In this paper data drubbing is takes place by the embedding modules that transmit the data and recovering data by extraction, with and without the concept of pipelining technique and it is realized using Xilinx device Virtex-V. A comparison for the pipelined and non-pipelined mode of data is done for parameter like timing constraints, delay, and memory usage. From the outcome, it is addressed that the data embedding using pipelining mode give better results in terms of very less embedding time compared to the non-pipelined mode. As this data hiding methodology using 4 LSB Steganography algorithm involves only simple operation, it is easy to implement as FPGA chip using Verilog HDL model Language.