(IEEE, Piscataway, NJ, USA, Institute of Electrical and Electronics Engineers Inc., pp. 191-196).
Speed independent (SI) circuit synthesis method, Gate implementation
(216.73.217.169)